

Fig. 1


10
CPU
24
ROM
30
RAM
28
I/O ADAPTER
34
DISK/TAPE DRIVE
33
COMMUNICATIONS ADAPTER
42
26
MAIN MEMORY
44
CONTROL PROGRAM
46
USER INTERFACE ADAPTER
36
DISPLAY ADAPTER
32
16
14
40
20
38

Fig. 2



Fig. 3A


310
312
TOP:TOP
314
FXU:FXU0
A:A
325a
B:B
326a
C:C
327a
321a
FXU:FXU1
A:A
325b
B:B
326b
C:C
327b
321b
FPU:FPU0
322
320
329

Fig. 3B


345
Design Entity Proto Files
340
Design Entity HDL Files
342
HDL Compiler
344
Design Entity Proto Files
341
Design Entity Proto Data Structures
343
Design Entity Instance Data Structures
44
346
Model Build Tool
348
Simulation Executable Model

Fig. 3C


TOP
FXU
A
B
C
FPU
361
TOP:TOP
FPU:FPU0
FXU:FXU1
FXU:FXU0
A:A
B:B
C:C
A:A
B:B
C:C
362
44

Fig. 3D


409
401
400
402
403
404
406
fails(o..n)
407
harvest(o..m)
count(o..q)
405
408

Fig. 4A


TOP:TOP
FXU:FXU0(a)
A:A
Q
372
B:B
C:C
S
374
FXUCHK
R
376
321a
325a
326a
327a
410
321b
FXU:FXU1(b)
A:A
Q
B:B
C:C
S
FXUCHK
R
325b
326b
327b
411
FPU:FPU0
FPUCHK
412
322
329
415
417
416
420
Fail
424
Harvest Flag
423
Counters
421
422

Fig. 4B

```
ENTITY FXUCHK IS

    PORT(   S_IN        :       IN std_ulogic;
            Q_IN        :       IN std_ulogic;
            R_IN        :       IN std_ulogic;
            clock       :       IN std_ulogic;
            fails       :       OUT std_ulogic_vector(0 to 1);
            counts      :       OUT std_ulogic_vector(0 to 2);
            harvests    :       OUT std_ulogic_vector(0 to 1);
        );

452 --!! BEGIN
    --!! Design Entity: FXU;

453 --!! Inputs
    --!! S_IN       =>      B.C.S;
    --!! Q_IN       =>      A.Q;
    --!! R_IN       =>      R;
    --!! CLOCK      =>      clock;
    --!! End Inputs

454 --!! Fail Outputs;
    --!! 0 : "Fail message for failure event 0";
    --!! 1 : "Fail message for failure event 1";
    --!! End Fail Outputs;

455 --!! Count Outputs;
    --!! 0 : <event0> clock;
    --!! 1 : <event1> clock;
    --!! 2 : <event2> clock;
    --!! End Count Outputs;

456 --!! Harvest Outputs;
    --!! 0 : "Message for harvest event 0";
    --!! 1 : "Message for harvest event 1";
    --!! End Harvest Outputs;

457 --!! End;

    ARCHITECTURE example of FXUCHK IS

    BEGIN

        ... HDL code for entity body section ...

    END;
```

450

451

458

440

Fig. 4C


345
Design Entity Proto Files
460
Instrumentation Entity Proto Files
340
Design Entity HDL Files
461
Instrumentation Entity HDL Files
462
HDL Compiler
468
Instrumentation Entity Proto Files
344
Design Entity Proto Files
463
Design Entity Proto Data Structures
465
Design Entity Instance Data Structures
466
Instrumentation Entity Proto Data Structures
464
Instrumentation Load Tool
463a
Instrumented Design Entity Proto Data Structures
465a
Instrumented Design Entity Instance Data Structures
467
Instrumentation Entity Instance Data Structures
420
Instrumentation Logic Block
Model Build Tool
446
480
Instrumented Simulation Executable Model

Fig. 4D


TOP
FXU
A
B
C
FPU
FXUCHK
FPUCHK
481
TOP:TOP
FXU:FXU0
FXU:FXU1
FPU:FPU0
A:A
FXUCHK
B:B
C:C
482
44

Fig. 4E


511
420
512
500a
424
501
500n
503
505
507a
507n
506
508
502
Fail (0)

Fig. 5A



Fig. 5B


600
601
613
0
1
+1
604
605
602
606
608
607
611
609
610
614
615
613
612
count(0)
qualifier(0)

Fig. 6A



Fig. 6B



Fig. 7



Fig. 8A
Prior Art



Fig. 8B
Prior Art

```
ENTITY FSM IS

    PORT(
            ....ports for entity fsm....
        );

    ARCHITECTURE FSM OF FSM IS

    BEGIN

            ... HDL code for FSM and rest of the entity ...

            fsm_state(0 to 2) <= ... Signal 801 ...

853 --!! Embedded FSM : examplefsm;
859 --!! clock        : (fsm_clock);
854 --!! state_vector : (fsm_state(0 to 2));
855 --!! states       : (S0, S1, S2, S3, S4);
856 --!! state_encoding : ('000', '001', '010', '011', '100');
857 --!! arcs         : (S0 => S0, S0 => S1, S0 => S2,
    --!!               (S1 => S2, S1 => S3, S2 => S2,
    --!!               (S2 => S3, S3 => S4, S4 => S0);
858 --!! End FSM;

                ,
                ,
                ,
                ,
                ,
                ,
                ,

    END;
```

852 860

Fig. 8C


entity FSM : FSM
850
800
fsm_state(0..2)
801
fsm_clock
802
900
903
fails(0..1)
counts(0..1)
903
$examplefsm : $examplefsm
902

Fig. 9

Fig. 10A





Fig. 10B

1030	1032	1034	1036	
X1	B3	X	COUNT1	1040
X1.Z	B1	Z	COUNT1	1041
X1.Z	B2	Z	COUNT1	1042
X2	B3	X	COUNT1	1043
X2.Z	B1	Z	COUNT1	1044
X2.Z	B2	Z	COUNT1	1045
Y	B4	Y	COUNT1	1046
Y.Z	B1	Z	COUNT1	1047
Y.Z	B2	Z	COUNT1	1048

Fig. 10C

Fig. 10D


1130
1120
1134
1126
1122
B2:B2
1124
C:C
1150
1156
1154
B3:B3
1151
event_1124_in
1152
event_1108_in
1102
1104
1108
B1:B1
1106
1110
1132
B:B
A:A
TOP:TOP

Fig. 11A



Fig. 11B

```
--!! Inputs
--!! event_1108_in < = C.[count.event_1108];
--!! event_1124_in < = B.[count.event_1124];
--!! End Inputs
```

1171
1172

Fig. 11C


1200
1240
count
1241
fail
1242
harvest
1208
Q
1201
1203
B1:B1
1202
P
Y:Y
A
B
C
X:X

Fig. 12A


ENTITY X IS
PORT(:
:
:
);
ARCHITECTURE example of X IS
BEGIN
.
.
.
.
.
... HDL code for X ...
.
.
.
.
.
1220
1221
Y:Y
PORT MAP(:
:
);
1222
A <= ....
B <= ....
C <= ....
1230
1223
--!! [count, countname0, clock] <= Y.P;
1232
--!! Q <= Y. [B1.count.count1] AND A;
1234
--!! [fail, failname0, "fail msg"] <= Q XOR B;
--!! [harvest, harvestname0, "harvest msg"] <= B AND C;
1236
END;

Fig. 12B



Fig. 13A


FOO:FOO
1300
1302
1304
1308
R(0 .. 4)
R(0 .. 4)
1310
1312
OVR:OVR
R_OV(0 .. 4)
R_OV
RT
1320
1309
1306
420
1314

Fig. 13B

```
ENTITY OVR IS                                                    1364
    PORT(   R_IN        :    IN std_ulogic_vector(0 .. 4);
              .
              .
              .
            ... other ports as required ...
              .
              .                                                  1362
              .
            R_OV        :    OUT std_ulogic_vector(0 .. 4);
            RT          :    OUT std_ulogic
        );                                                       1363
--!! BEGIN
--!! Design Entity: FOO;

--!! Inputs (0 to 4)                                            1360
--!! R_IN => {R(0 .. 4)};
--!! :
... other ports as needed ...                                                1340
--!! :                                                                       1351
--!! End Inputs
                                                                 1361
--!! Outputs                                                                 1356
--!! <R_OVRRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs

--!! End

ARCHITECTURE example of OVR IS

BEGIN

    ... HDL code for entity body section ...                     1358

END;
```

Fig. 13C

```
ENTITY FOO IS

    PORT(    :
             :
             :
         );

ARCHITECTURE example of FOO IS

BEGIN

    .
    .
    .
    .
    .
    R <= ......
    .
    .
    .
    .
    .                    1381
    --!! R_IN <= {R};
    --!!                      1382
    --!!
    --!! R_OV(0 to 4) <= ......;        1383
    --!! RT <= ......;
    --!! [override, R_OVRRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
                                  1384
```

1380

Fig. 13D


44
1405
RTX
1430
1450
GETFAC (A)
GETFAC (B)
GETFAC (C)
GETFAC (D)
Processing Code
event_x = ...
1455
Simulator
GETFAC
1410
1400
LM:LM
A
P:P
C
Q:Q
B
D

Fig. 14A


1405
RTX
event_x =
GETEVENT()
Simulator
GETEVENT()
1410
1466
1468
DET:DET
1460
1464
1462
D
Q:Q
B
A
P:P
C
LM:LM
1400
event_x .....
1470

Fig. 14B

```
ENTITY DET IS

    PORT(   A          :    IN std_ulogic;
            B          :    IN std_ulogic_vector(0 to 5);
            C          :    IN std_ulogic;
            D          :    IN std_ulogic;
                       :
                       :
            event_x    :    OUT std_ulogic_vector(0 to 2);
            x_here     :    OUT std_ulogic;
        );

    --!! BEGIN
    --!! Design Entity: LM;

    --!! Inputs
    --!! A     =>    A;
    --!! B     =>    P.Q.B;
    --!! C     =>    P.C;
    --!! D     =>    D;
    --!! End Inputs

    --!! Detections
    --!! <event_x>:event_x(0 to 2) [x_here];
    --!! End Detections

    --!! End;

    ARCHITECTURE example of DET IS

    BEGIN

        ... HDL code ...

    END;
```

1480 1491 1492 1493 1494 1495

Fig. 14C